Computing Execution Times with eXecution Decision Diagrams in the Presence of Out-Of-Order Resources - Architecture, Systèmes, Réseaux Access content directly
Journal Articles IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Year : 2023

Computing Execution Times with eXecution Decision Diagrams in the Presence of Out-Of-Order Resources

Abstract

We propose a precise and efficient pipeline analysis to tackle the problem of out-of-order resources in modern embedded microprocessors for the computation of the Worst-Case Execution Time (WCET). Such resources are prone to timing anomalies [1]. To remain sound, the timing analysis must either rely on huge timing over-estimations or consider all possible pipeline states which usually leads to a combinatorial blowup. To cope with this situation, we build an efficient computational model by leveraging the algebraic properties of the eXecution Decision Diagram [2] which is able to track precisely all pipeline states all along the execution paths of the analysed program while keeping the analysis time within acceptable range. We show how to apply this analysis at the Control Flow Graph (CFG) level, and how to account for a typical out-of-order resource: the shared memory bus between the instruction and data caches. We observe a gain in precision of the WCET ranging from 20% to 80% compared to the state-of-the-art pipeline analysis of the OTAWA WCET toolset. The analysis time shows that our approach scales to realistic benchmarks, making it appropriate for industrial applications.
Fichier principal
Vignette du fichier
TCAD2022_Ver__HAL_.pdf (437.06 Ko) Télécharger le fichier
TCAD2022-1.pdf (7.47 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
licence : CC BY NC - Attribution - NonCommercial
Origin : Files produced by the author(s)
licence : CC BY NC - Attribution - NonCommercial

Dates and versions

hal-04069420 , version 1 (14-04-2023)

Identifiers

Cite

Zhenyu Bai, Hugues Cassé, Thomas Carle, Christine Rochange. Computing Execution Times with eXecution Decision Diagrams in the Presence of Out-Of-Order Resources. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42 (11), pp.3665-3678. ⟨10.1109/TCAD.2023.3258752⟩. ⟨hal-04069420⟩
81 View
20 Download

Altmetric

Share

Gmail Facebook X LinkedIn More